【以太网物理层】DM9161A

  •  🚩 WRITE IN FRONT 🚩   

  • 🔎 介绍:"謓泽"正在路上朝着"攻城狮"方向"前进四" 🔎
  • 🏅 荣誉:2021|2022年度博客之星物联网与嵌入式开发TOP5|TOP4、2021|2222年获评百大博主、华为云享专家、阿里云专家博主、掘金优秀创作者、全网粉丝量7w+、全网访问量100w+🏅
  • 🆔 本文章内容由 謓泽 原创 如需相关转载请提前告知博主 ⚠
  • 📝 个人主页:謓泽的博客 📃
  • 📣 专栏系列:【电子】系列_謓泽的博客 📃
  • 🙌 Gitee:謓泽 (wsxsx) - Gitee.com ⭐️
  • 🎁 点赞👍+ 收藏⭐️+ 留言📝​
  • ✉️ 我们并非登上我们所选择的舞台,演出并非我们所选择的剧本 📩

DM9161A

        DM9161A是一款高性能的以太网物理层收发器(PHY),它支持MII(介质独立接口)和RMII(减少MII接口)两种接口标准,并且具有低功耗、低成本、高集成度等特点。在网络通信中,PHY负责将数字信号转换为模拟信号,然后通过物理介质(如双绞线)传输到远端设备的PHY,再由远端PHY将模拟信号转换为数字信号,最终交给网络协议栈进行处理。因此,PHY是网络通信中不可或缺的一部分。

描述        

        DM9161A是一个物理层,单芯片,低功耗收发器,用于100BASE-TX和10BASE-T操作。在媒体端,它为100BASE-TX快速以太网提供非屏蔽双绞线5电缆(UTP5)的直接接口,或为10BASE-T以太网提供UTP5/UTP3电缆的直接接口。DM9161A通过媒体独立接口(MII)连接到媒体访问控制(MAC)层,确保不同厂商的高互操作性。

        DM9161a采用低功耗、高性能的先进CMOS工艺。它包含了IEEE802.3u定义的100BASE-TX的全部物理层功能,包括物理编码子层(PCS)、物理介质附件(PMA)、双绞线物理介质依赖子层(TP-PMD)、10BASE-TX编/解码器(ENC/DEC)和双绞线媒体访问单元(TPMAU)。DM9161A提供了强大的自动协商功能支持,利用自动媒体速度和协议选择。此外,由于内置整形滤波器,DM9161A不需要外部滤波器在100BASE-TX或10BASE-T以太网操作中将信号传输到媒体。

框图 

引脚图 

引脚说明

I:输入,O:输出,Ll:上电/复位锁存输入,Z:三态输出、U:高拉、D:低拉。

Pin No.Pin NameI/ODescription
16TXER/TXD [4]ITransmit Error/The Fifth TXD Data Bit
In 100Mbps mode, when the signal indicates active high and TXEN is
active, the HALT symbol substitutes the actual data nibble.
In 10Mbps, the input is ignored
In bypass mode (bypass BP4B5B), TXER becomes the TXD [4] pin, the
fifth TXD data bit of the 5B symbol
20,19,18,17TXD [0:3]ITransmit Data
4-bit nibble data inputs (synchronous to the TXCLK) when in 10/100Mbps
nibble mode.
In 10Mbps GPSI (7-Wired) mode, the TXD [0] pin is used as the serial
data input pin, and TXD [1:3] are ignored.
21TXENITransmit Enable
Active high indicates the presence of valid nibble data on the TXD [0:3] for
both 100Mbps and 10Mbps nibble modes.
In 10Mbps GPSI (7-Wired) mode, active high indicates the presence of
valid 10Mbps data on TXD [0].
22TXCLK/
ISOLATE
O,
Z,
LI
(D)
Transmit Clock
The transmitting clock provides the timing reference for the transfer of the
TXEN, TXD, and TXER. TXCLK is provided by the PHY
25MHz in 100Mbps nibble mode, 2.5MHz in 10Mbps nibble mode, 10MHz
in 10Mbps GPSI (7-Wired) mode
ISOLATE Setting: (When power up reset, latch input)
0: Reg 0.10 will be initialized to “0”. (Ref.to 8.1 Basic Control Register)
1: Reg 0.10 will be initialized to “1”.
24MDCIManagement Data Clock
Synchronous clock for the MDIO management data. This clock is
provided by management entity, and it is up to 12.5MHz
25MDIOI/OManagement Data I/O
Bi-directional management data which may be provided by the station
management entity or the PHY
29,28,27,26RXD[0:3]
/PHYAD[0:3]
O,
Z,
LI
(D)
Receive Data Output
4-bit nibble data outputs (synchronous to RXCLK) when in 10/100Mbps
MII mode
In 10Mbps GPSI (7-Wired) mode, the RXD [0] pin is used as the serial
data output pin, and the RXD [1:3] are ignored
PHY address [0:3] (power up reset latch input)
PHY address sensing input pins
32MDINTRIO,
LI
(D)
Status Interrupt Output:
Whenever there is a status change (link, speed, duplex depend on
interrupt register [21] )
The interrupt output assert low when pull up.
Asserted high when pull down.
34RXCLK
/10BTSER
O,
Z,
LI
(U)
Receive Clock
The received clock provides the timing reference for the transfer of the
RXDV, RXD, and RXER. RXCLK is provided by PHY. The PHY may
recover the RXCLK reference from the received data or it may derive the
RXCLK reference from a nominal clock
25MHz in 100Mbps MII mode, 2.5MHz in 10Mbps MII mode, 10MHz in
10Mbps GPSI (7-Wired) mode
10BTSER only support for 10M mode; (power up reset latch input)
0 = GPSI (7-Wired) mode in 10M mode
1 = MII mode in 10M mode
35CRS
/PHYAD[4]
O,
Z,
LI
(D)
Carrier Sense Detect/ PHYAD[4]
Asserted high to indicate the presence of carrier due to receive or transmit
activities in half-duplex mode of 10BASE-T or 100BASE-TX. In repeater
mode or full-duplex mode, this signal is asserted high to indicate the
presence of carrier due to receive activity only
This pin is also used as PHYAD [4] (power up reset latch input)
PHY address sensing input pin
36COL
/RMII
O,
Z,
LI
(D)
Collision Detection
Asserted high to indicate the detection of the collision conditions in
half-duplex mode of 10Mbps and 100Mbps. In full-duplex mode, this signal
is always logical 0
Reduced MII enable:
This pin is also used to select Normal MII or Reduced MII. (power up reset
latch input)
0= Normal MII (default)
1= Reduced MII
This pin is always pulled low except used as reduced MII
37RXDV
/TESTMODE
O,
Z,
LI
(D)
Receive Data Valid
Asserted high to indicate that the valid data is presented on the RXD [0:3]
Test mode control pin (power up reset latch input)
0 = normal operation (default)
1 = enable test mode
38RXER/RXD[4]
/RPTR
O,
Z,
LI
(D)
Receive Data Error/The Fifth RXD Data Bit of the 5B Symbol
Asserted high to indicate that an invalid symbol has been detected
In decoder bypass mode (bypass BP4B5B), RXER becomes RXD [4], the
fifth RXD data bit of the 5B symbol
This pin is also used to select Repeater or Node mode. (power up reset
latch input)
0 = Node Mode (default)
1 = Repeater Mode
31LEDMODEILED MODE Select
Reference LED function description
0: support Dual-LED
1: Normal LED
40RESET#IReset
Active low input that initializes the DM9161A

5.2 Media Interface, 4 pins

Pin No.Pin NameI/ODescription
3,4RX+
RX
IDifferential Receive Pair
Differential data is received from the media
7,8TX+
TX
ODifferential Transmit Pair/PECL Transmit Pair
Differential data is transmitted to the media in TP mode

5.3 LED Interface, 3 pins

Pin No.Pin NameI/ODescription
11LED0
/OP0
O,
LI
(U)
LED Driver output 0
OP0: (power up reset latch input)
This pin is used to control the forced or advertised operating mode of the
DM9161A according to the Table A. The value is latched into the
DM9161A registers at power-up/reset
12LED1
/OP1
O,
LI
(U)
LED Driver output 1
OP1: (power up reset latch input)
This pin is used to control the forced or advertised operating mode of the
DM9161A according to the Table A. The value is latched into the
DM9161A registers at power-up/reset
13LED2
/OP2
O,
LI
(U)
LED Driver output 2
OP2: (power up reset latch input)
This pin is used to control the forced or advertised operating mode of the
DM9161A according to the Table A. The value is latched into the
DM9161A registers at power-up/reset

5.4 Mode, 3 pins

Pin No.Pin NameI/ODescription
10PWRDWNIPower Down Control
Asserted high to force the DM9161A into power down mode. When in
power down mode, most of the DM9161A circuit block’s power is turned
off, only the MII management interface (MDC, MDIO) logic is available
(the PHY should respond to management transactions and should not
generate spurious signals on the MII)). To leave power down mode, the
DM9161A needs the hardware or software reset with the PWRDWN pin
low
14CABLESTS
/LINKSTS
O,
LI
(D)
Cable Status or Link Status
This pin is used to indicate the status of the cable connection when
power up reset latch low (Default)
0 = Without cable connection
1 = With cable connection
This pin is used to indicate the status of the Link connection when power
up reset latch high
0 = With link
1 = Without link
39DISMDIXI
(D)
HP Auto-MDIX Control
1: Disable auto mode
0: Enable HP Auto-MDIX mode

5.5 Bias and Clock, 4 pins

Pin No.Pin NameI/ODescription
47BGRESGPBandgap Ground
48BGRESOBandgap Voltage Reference Resistor 6.8K ohm +/- 1%
42XT2I/OCrystal Output; REF_CLK input for RMII mode
43XT1ICrystal Input

5.6 Power, 12 pins

Pin No.Pin NameI/ODescription
1,2AVDDRPAnalog Receive Power output
9AVDDTPAnalog Transmit Power output
5AGNDPAnalog Receive Ground
6AGNDPAnalog Transmit Ground
46AGNDPAnalog Substrate Ground
23,30,41DVDDPDigital Power
15,33,44DGNDPDigital Ground

5.7 Table A (Media Type Selection)

OP2OP1OP0Function
000Dual Speed 100/10 HDX
001Reserved
010Reserved
011Manually Select 10TX HDX
100Manually Select 10TX FDX
101Manually Select 100TX HDX
110Manually Select 100TX FDX
111Auto-negotiation Enables All Capabilities

5.8 Pin Maps of Normal MII, Reduced MII, and 10Base-T GPSI (7-Wired) Mode

Normal MII ModeReduced MII Mode10Base-T GPSI (7-Wired) Mode
TXD [0:1]TXD [0:1]TXD [0] ; TXD [1] = NC
TXD [2:3]NCNC
TXENTXENTXEN
TXER/TXD [4]NCNC
TXCLKNCTXCLK
RXD [0:1]RXD [0:1]RXD [0] ; RXD [1] = NC
RXD[2:3]NCNC
RXER/RXD[4]/RPTR/NODERPTR/NODERPTR/NODE
RXDVCRS DVNC
RXCLKNCRXCLK
COLNCCOL
CRS
(PHYADR [2:4])
(BP4B5B)
NCCRS
MDCMDCMDC
MDIOMDIOMDIO
RESET#RESET#RESET#
XT1 (25 MHz)XT2 (REF_CLK 50MHz)XT1 (25 MHz)

本文来自互联网用户投稿,该文观点仅代表作者本人,不代表本站立场。本站仅提供信息存储空间服务,不拥有所有权,不承担相关法律责任。如若转载,请注明出处:http://www.mzph.cn/news/196440.shtml

如若内容造成侵权/违法违规/事实不符,请联系多彩编程网进行投诉反馈email:809451989@qq.com,一经查实,立即删除!

相关文章

我有才知识付费平台搭建,一分钟搭建你的专属知识服务平台

一站式线上线下课程传播 丰富的内容展示形式,满足用户不同层次的学习需求,提高流量转化 支持音频、视频、电子书、图文、动态等多模式课程展示形式,同时还支持免费、VIP会员、独立付费等多种服务方式,满足不同渠道场景推广&…

前端入口教程_web01

web标准 记得看! html:表示整个页面 head: titile: body: 常用标签 1.标题标签 2.段落标签 3.换行标签 4.文本格式化标签 5. 和 标签 6.图像标签 相对路径–用来插自己本地的图片 #### 绝对路径–用来插网上找的图…

天池XGBoost,重写柱状图代码

天池XGBoost 地址 重写柱状图代码:我没考虑复杂度,只考虑直观理解 原文统计地点是否降雨来画柱状图实在是太麻烦了,我重写了一下。最麻烦的就是数据处理。我的思路是: 首先取下雨的全部数据data[data[RainTomorrow] Yes] 然后…

SQL Server 数据库,创建数据表(使用T-SQL语句)

2.3表的基本概念 表是包含数据库中所有数据的数据库对象。数据在表中的组织方式与在电子表格中相似,都是 按行和列的格式组织的,每行代表一条唯一的记录,每列代表记录中的一个字段.例如,在包含公 司员工信息的表中,每行…

虾皮数据分析网站:了解Shopee市场趋势与优化运营的利器

在如今的电商时代,越来越多的人选择在虾皮购物(Shopee)平台上开设自己的店铺。然而,要在这个竞争激烈的市场中脱颖而出并取得成功,并不是一件容易的事情。为了更好地了解市场趋势、优化产品和店铺运营,了解…

​ 华大基因发布《2023年全球地中海贫血认知现状报告》

在地中海沿岸地区、非洲、中东、东南亚和中国南部,一种名为地中海贫血(以下简称“地贫”)的遗传性血红蛋白疾病十分高发,已成为严重危害公共健康和社会稳定的重大问题。近日,华大基因发布《2023年全球地中海贫血认知现…

鸿蒙系统扫盲(四):鸿蒙使用的是微内核?

我们常说,看一个系统是不是自研,就看它的内核,常见的内核分为:宏内核和微内核,当然还有两者结合体,他们到底有什么区别? 1.白话宏内核和微内核 有一天,你结婚了,你和你…

微机原理9

一、单项选择题(本大题共15小题,每小题3分、共45分。在每小题给出的四个备选项中,选出一个正确的答案,请将选定的答案填涂在答题纸的相应位置上。) 8088 系统的内存最大容量为 16MB. 其地址总线为() A. 16 位 B. 20 位 C. 24 位 D. 32 位 2,以CPU为核心…

2023年12月4日:多继承

代码 #include <iostream>using namespace std;class Sofa { private:string sit;int *len; public:Sofa(){cout << "Sofa::无参构造函数" << endl;}Sofa(string sit,int len):sit(sit),len(new int(len)){cout << "Sofa::有参构造函数…

【uni-app】赋予你的APP(Android原生)小程序开发能力

采用DCloud(数字天堂&#xff08;北京&#xff09;网络技术有限公司)的uniMPsdk(uni小程序SDK)&#xff0c;是为原生App打造的可运行基于 uni-app 开发的小程序前端项目的框架&#xff0c;从而帮助原生App快速获取小程序的能力。 uni-app文档地址(小程序开发人员开发用) uniMP…

全网最新最全的自动化测试教程:python+pytest接口自动化(9)-cookie绕过登录(保持登录状态

在编写接口自动化测试用例或其他脚本的过程中&#xff0c;经常会遇到需要绕过用户名/密码或验证码登录&#xff0c;去请求接口的情况&#xff0c;一是因为有时验证码会比较复杂&#xff0c;比如有些图形验证码&#xff0c;难以通过接口的方式去处理&#xff1b;再者&#xff0c…

java连接池 理解及解释(DBCP、druid、c3p0、HikariCP)

一、在Java开发中&#xff0c;有许多常见的数据库连接池可供选择。以下是一些常见的Java数据库连接池&#xff1a;不使用数据库连接池的特性&#xff1a; 优点&#xff1a;实现简单 缺点&#xff1a;网络 IO 较多数据库的负载较高响应时间较长及 QPS 较低应用频繁的创建连接和关…

学习pytorch17 pytorch模型保存及加载

pytorch模型保存及加载 代码 import torch import torchvisionvgg16 torchvision.models.vgg16(pretrainedFalse)# 1. save model 1 保存模型结构及模型参数 torch.save(vgg16, ./vgg16_save1.model)# 2. save model 2 只保存模型参数 比第一种保存方法保存的文件要小 t…

企业架构LB-服务器的负载均衡之LVS实现

企业架构LB-服务器的负载均衡之LVS实现 学习目标和内容 1、能够了解LVS的基本工作方式 2、能够安装配置LVS实现负载均衡 3、能够了解LVS-NAT的配置方式 4、能够了解LVS-DR的配置方式 #一、LVS介绍和安装 LVS&#xff08;Linux Virtual Server&#xff09;即Linux虚拟服务器&…

Vue项目目录结构

项目结构 目录说明.vscodeVSCode工具的配置文件node_modulesVue项目的运行依赖文件public资源文件夹&#xff08;浏览器图标&#xff09;src源码文件夹.gitignore配置git忽略文件index.html入口HTML文件package-lock.json信息描述文件&#xff08;所有模块&#xff09;package…

分布式追踪

目录 文章目录 目录自定义指标1.删除标签2.添加指标3.禁用指标 分布式追踪上下文传递Jaeger 关于我最后最后 自定义指标 除了 Istio 自带的指标外&#xff0c;我们还可以自定义指标&#xff0c;要自定指标需要用到 Istio 提供的 Telemetry API&#xff0c;该 API 能够灵活地配…

飞致云1panel + 雷池WAF

可能有许多人都有这个需求&#xff1a;为自己的个人站点套上WAF&#xff0c;增加安全性&#xff0c;本文将介绍如何将1panel面板深度结合长亭雷池防火墙&#xff0c;实现为个人站点套上WAF并且自动续签ssl证书。 前提条件&#xff1a; 服务器IP已绑定域名 完整的1panel环境 …

软考初级、中级、高级怎么选?

本年度的PMP考试已经结束啦&#xff0c;对于刚考完的威宝和已经通过考试的威班们来说&#xff0c;刚开始接触PMP认证的时候在科普阶段有看到过“软考”的字眼。什么是软考&#xff0c;它主要考什么&#xff1f;通常用于哪些方面&#xff1f;软考又和PMP有什么关系&#xff1f;如…

Shutdown Signal: channel error; protocol method: #method<channel.close>

完整异常信息&#xff1a; Shutdown Signal: channel error; protocol method: #method<channel.close>(reply-code404, reply-textNOT_FOUND - no exchange fanoutExchange in vhost /, class-id60, method-id40) 意思是找不到名字是 fanoutExchange 的虚拟机 就是虚拟机…

SQL Sever 基础知识 - 数据筛选(3)

SQL Sever 基础知识 - 四、数据筛选 第7节 BETWEEN7.1 BETWEEN 运算符概述7.2 BETWEEN 示例7.2.1 BETWEEN 与数字示例7.2.2 BETWEEN 和日期示例 第8节 LIKE8.1 LIKE运算符概述8.2 转义字符8.3 LIKE 示例8.3.1 % (百分号) 通配符示例8.3.2 _(下划线)通配符示例8.3.3 [字符列表] …